Introduction
Featured with retentive and switchable electric dipoles, ferroelectrics are ideal candidates for building non-volatile memory with low-power consumption and ultrafast logic operation. [1] [2] [3] [4] To date, a variety of ferroelectric based memories with different device designs have been realized, such as ferroelectric capacitors, 5, 6 ferroelectric tunnel junctions (FTJs), [7] [8] [9] [10] and ferroelectric field-effect transistors (FeFETs). [11] [12] [13] [14] [15] [16] [17] Among these applications, capacitive ferroelectric memory functions in a destructive way, where the device needs to be re-written after every single readout.
Besides, capacitors have limited integrated level subject to the detectable signal defined by their volume. 18 For FTJs, they suffer the critical size effect challenge as it is difficult for conventional ferroelectrics to maintain stable electric polarization in the electron quantum tunneling regime, normally down to a few unit cells thickness. [19] [20] [21] As a contrast, in FeFETs there is no requirement of ferroelectric film thickness and the data readout is non-destructive. All the merits origin from the three terminal device structure of field-effect transistor, in which logic bit reading and writing are separated in the semiconductor channel and the ferroelectric gate respectively.
Most conventional FeFETs make use of bulk perovskite ferroelectric as the device gate dielectric. It has been shown that the resistance of the conducting channel could be effectively modulated with the retention time at several days. 13, 14, 17 Recently, as the rise of two-dimensional (2D) material, enormous efforts focus on developing 2D
FeFETs with the aim of further minimization of modern electronics. For example, graphene was coupled with bulk ferroelectrics, such as lead zirconate titanate (PZT) or organic ploy(vinylidene fluoride-co-trifluoroethylene) (PVDF-TrFE) thin film, to function as a hybrid quasi-2D FeFET. [22] [23] [24] [25] [26] [27] In this type of FeFET, graphene was employed as the conducting channel and its conductance could be switched by the reversible electric polarizations of ferroelectric thin film. However, among all the reported FeFETs, genuine atomically thin 2D ferroelectric as the gate dielectric has rarely been reported. The ferroelectric films used in conventional FeFET are usually with film thickness at the order of several hundred nanometer. 25, 28 In contrast, incorporating ultrathin 2D ferroelectric will significantly scale down the dimensions of the device, which in turn increases the effective gate electric field. Thereby, the required writing or erasing voltage to flip the electric polarization could be further reduced, leading to a low-power consumption memory device.
In this letter, we report a 2D FeFET, which consists of van der Waals (vdW)
interacted atomic layers only. We employ graphene and 2D ferroelectric α-In2Se3 as the conducting channel and electric gate respectively. Layered α-In2Se3 has been confirmed with the existence of room-temperature ferroelectricity under ambient condition. [29] [30] [31] [32] Its ferroelectric polarization is robust even down to 2D limit as a result of the intrinsic inter-locking of in-plane and out-of-plane electric dipoles stemming from the lattice structure. 29, 33 This distinct feature helps the stabilization of the out-of-plane electric polarizations against the depolarization electric field in ultrathin α-In2Se3, which is technically more important for developing high-density memories. 29, 31 Here, as a demonstration of its potential application in information storage, we explore the nonvolatile ferroelectric memory effect in ultrathin α-In2Se3 with a 2D FeFET. In the device, the conductance of graphene was efficiently modulated by switching the polarization of ferroelectric α-In2Se3 ultra-thin layers. The transfer characteristic curve of the FeFET displays a butterfly-like trace, which is due to the ferroelectric hysteresis and the unique semimetal nature of graphene. By using heavily doped Si covered with SiO2 as a reference gate, the ferroelectric polarization of α-In2Se3 under external electric field of 5×10 5 V/cm was estimated to be 0.92 μC/cm 2 . Benefit from the long-term retention of ferroelectric dipoles in the top electric gate, the channel resistance was non-volatile, showing the signature of a memory device. The electronic logic bit could be encoded with different resistance state of the device, which corresponded to different orientations of electric dipoles.
The 2D FeFET could be switched over more than 10 5 cycles without losing the non-volatility. Our work demonstrates a practical application of 2D ferroelectrics and provides a quantitative and non-destructive method to study the ferroelectric states at nanoscale.
Results and Discussions
The three-dimensional schematic view and optical image of our FeFET device are depicted in Figure 1 . The 2D FeFET was fabricated with vdW materials in a vertical stacking order of α-In2Se3/hexagonal boron nitride/graphene. Graphene and ferroelectric α-In2Se3 were used as conducting channel and top-gate dielectric respectively. Atomically thin hexagonal boron nitride (hBN), monolayer or bilayer, was chosen as the buffer and insulating layer. The introduction of hBN layer not only improved the device interface properties, such as suppression of ion diffusion and leakage current, 34, 35 but also enhanced the intrinsic conductivity of graphene by reducing the phonon and Coulomb scattering. 36, 37 Heavily doped silicon covered with 300 nm SiO2 served as the substrate as well as the back gate. All the vdW materials used in the FeFET were prepared by mechanical exfoliation method. 38 Detailed device fabrication process can be found in Methods. The crystal structure of ferroelectric α-In2Se3 is illustrated in Figure 1a . In each monolayer α-In2Se3, there are five atomic layers following the Se-In-Se-In-Se layer sequence in the c axis. Its out-of-plane electric polarization stems from the dramatic difference of the interlayer spacings between the middle Se layer and its neighboring two In layers. 29 The room-temperature out-of-plane ferroelectricity of α-In2Se3 has been confirmed by recent experimental studies with piezo force microscopy (PFM) and second harmonic generation (SHG) spectroscopy. 30-32, 39, 40 Based on ferroelectric α-In2Se3 thin layers, we successfully fabricated five FeFET devices (details can be found in Supplementary Figure S1 ). All the FeFETs displayed the same electrical transport behavior. Figure 1b shows the optical image of one of the as-prepared FeFETs. The thickness of ferroelectric α-In2Se3 thin layers (~50nm, Figure 1c Moreover, it should be pointed out that the observed hysteretic dependence of resistance on VTG allowed us to explore the orientations of electric dipoles and the electric polarization reversal in our FeFET. We marked four different points with Ⅰ, Ⅱ, Ⅲ, and Ⅳ on the transfer characteristic curve in the top most panel of Figure 2a .
Considering that the graphene used in this device was p-type (Supplementary Figure   S2a) , the corresponding configurations of electric dipoles at these four selected states, together with the different doping levels in graphene, were inferred as shown in Figure 2b . At point Ⅰ and Ⅲ, the bistable ferroelectric polarization in α-In2Se3 were established. The electric dipoles were well aligned to the external electric field, forming robust ferroelectric domains. With the upward electric polarization gating at point I, the Fermi level of graphene was lowered down below the Dirac point and it became a hole conductor. In contrast, at state Ⅲ, it was n-type with electron doping.
For the RMax state at point Ⅱ or Ⅳ, it was the intermediated state during the electric polarization reversal process either from I to Ⅲ or from Ⅲ to I, where the electric dipoles were out of order. The exact correspondence of the electric dipole orientations to the resistance allowed us to encode the binary logic bit "0" and "1" in our FeFET.
For example, we might utilize the bistable ferroelectric states at point Ⅰ and Ⅲ. More importantly, with the retention feature of these ferroelectric dipoles, the information could be stored in the device.
In previous electrical transport studies of graphene and other vdW materials based FET, charge traps at defects or polar adsorbates have been frequently reported to cause similar hysteretic effects. [41] [42] [43] [44] [45] Such kind of phenomenon was unstable and could be significantly suppressed by vacuum treatment, post-annealing, and substrate chemical modification. reported in previous work with PFM measurements. 39 Last but most importantly, the hysteresis loop observed in our FeFET is highly reproducible and stable. In the same device, the RMax states were fixed at constant gate voltages in many measuring cycles.
The butterfly-like transfer characteristic curve could be repeated from device to device (details can be found in Supplementary Figure S1 ). These results ruled out the possibility of the observed electric hysteresis mainly originating from the bound charges at the interface or defects.
With the confirmed electrical writing/readout of the ferroelectric states in the FeFET, we aimed to quantitatively study the electric polarization in α-In2Se3 thin layers. To do this, we used the doping introduced by normal dielectric gating as a reference. In the device, the SiO2/Si substrate was utilized as a second gate (or back gate). Employing both the top ferroelectric gate and back SiO2/Si gate, we preformed dual-gating electrical measurements. Figure 3a shows the resistance of FeFET as a function of VTG under different back-gate voltages (VBG). To make a better clarification, we unfold the electrical hysteresis loop by symmetrically expanding the x axis. First of all, the background resistance decreased gradually when the VBG changed from +40 V to -40 V, due to the contribution from the uncovered graphene region of the ferroelectric top gate (Figure 1b) . 49, 50 The resistance of graphene as a function of the VBG were shown in Supplementary Figure S2b . Under each VBG, the resistance was gated to the maximum twice in the back and forth VTG sweeping.
Every RMax was marked with triangles (red and blue for backward and forward VTG sweeping respectively). The required VTG for RMax was shifted when varying the VBG, indicating that the RMax was dependent on both VTG and VBG. For reaching RMax, the Fermi level of graphene was tuned to cross its neutral Dirac point, which meant that the carrier doping generated from the ferroelectric α-In2Se3 gating and the normal SiO2/Si gating (density noted as nTG and nBG respectively) should compensate each other. Therefore, it is convenient to use an equivalent capacitor divider model (as shown in Figure 3b ) to quantify the electric polarization (P) in ferroelectric α-In2Se3. 41, 42 We use CTG and CBG to represent the equivalent capacitances of top and back gate respectively. To maintain the graphene being at its neutral charge point, the introduced doping follows
, where nintrinsic is the intrinsic carrier density of graphene. is the dielectric constant of SiO2 (~3.9), and t is the thickness of SiO2. As the electric polarization of top ferroelectric gate is as much as C • in our FeFET, using equation (1) we deduce the P-E hysteresis loop as figured in Figure   3c . The maximum induced P of the ferroelectric α-In2Se3 thin layer in this device is estimated to be 0.92 μC/cm 2 under the external field strength of 5×10 5 V/cm applied in the out-of-plane direction.
In non-volatile memory devices, the building block is the recognizable and retentive physical quantities, where information can be stored and accurately readout.
In Figure 2 , the bistable ferroelectric states of the α-In2Se3, the upward and downward electric polarization (noted as ↑ and ↓ ), were proposed to be utilized. However, , we next tested the retention of the p-FeFET device. We firstly applied pulsed ±3 V gate voltages to make the logic bit ("1" or "0") writing of the device. After that, the electrical readout was performed from time to time with low reading bias (at 5 mV). Figure 4b showed the time dependence of the channel resistance. Both the resistances for ↑ and ↓ decayed slowly to constants but with opposite directions. After +3 V polarizing, the R decreased, while it increased with negative polarization. It should be pointed out that the residual resistances were still distinguishable in the time span of 1000 s. The observed evolution of the resistance on time in our p-FeFET was in accordance with the expectation of the remnant electric polarizations in ferroelectric α-In2Se3. It could be evidenced by the fact that the residual resistances for ↑ and ↓ in Figure 4b were in good agreement with that of the zero-field states on the hysteresis loop as indicated by the red arrows in Figure 4a . The existence of retentive and recognizable resistance states paved the way for the application of our p-FeFET in non-volatile data storage.
Another important issue for ferroelectric memory devices is the sustainability (or fatigue) of the switchable electric polarization. It has been shown that the ferroelectricity normally decreases or even vanishes after repeated polarization reversals. 51 
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